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Abstract— A novel quasi-Z-source inverter with Coupled 
Inductor technique is proposed in this paper. The boost ability 
of the proposed topology is enhanced compared to classic Z-
source/quasi-Z-source topologies. The proposed topology 
provides a common mode ground with dc source, continuous 
input current, reduced voltage and current stress on active and 
passive components. Better energy utilization and suppressed 
inrush current are achieved by employing coupled inductor 
cells. Analytical and simulation results are presented to explore 
the advantages of the proposed design. 
Keywords— Quasi-Z-source Inverter (qZSI), Boost Ability, 
Coupled Inductor 
I. INTRODUCTION 
The Z-source inverter (ZSI) has attracted much attention 
due to its promising advantages compared to the traditional 
voltage source inverter (VSI). Firstly, single-stage buck-
boost inversion of Z-source inverter improves system 
efficiency compared to the classic double-stage inverter. 
Secondly, the utilization of shoot-through between upper 
switches and lower switches of inverter bridges avoids the 
existence of deadtime which causes distortion in the output 
current waveform. It also performs better in terms of 
immunity against EMI noise [1]. However, the main 
drawbacks of ZSI are high inrush input current, high voltage 
stress across switches and capacitors and relatively weak 
boost capability. In addition, the application of ZSI in DC 
sources is limited due to the discontinuous input current [2]. 
To overcome these drawbacks, several pulse width 
modulation (PWM) methods have been proposed to obtain 
higher boost ability and lower voltage stress on switches, 
such as maximum boost control [3] and constant maximum 
boost control [4]. However, the improvement of boost ability 
is limited, and the discontinuous input current cannot be 
avoided.  
A class of quasi-Z source inverter (qZSI) shown in Fig. 
1(a) was first proposed by Peng [5, 6], which has a continuous 
input current, fewer power devices with lower ratings and 
common ground between DC source and inverter. However, 
its practical boost ability is still limited. For this converter, 
higher voltage gain requires higher shoot-through duty ratio 
and lower modulation index, which leads to low output power 
quality and high voltage stress across switches and passive 
components [1]. 
To increase the boost capability of qZSI, many attempts 
have been made in recent years. A class of transformer-based 
qZSI, such as trans-qZSI [7] and T-source inverter [8], has 
been proposed by replacing two separate inductors with 
magnetically coupled inductors, and the DC-link voltage can 
be boosted by changing the turns ratio. However, without any 
snubber circuit, the large switch-voltage spikes are produced 
by the leakage inductance of the coupled inductor. Improved 
trans-qZSI, proposed in [9], further upgraded the boost 
inversion ability and improved the input current profile, like 
suppression of inrush current at start-up. Nonetheless, more 
resonances and spikes of DC-link voltage are produced due 
to the additional inductors and capacitors. 
Switched inductor [10, 11], switched capacitor [12, 13], 
voltage multiplier [14, 15], coupled inductor [16,17] and 
voltage lift [18,19] techniques are commonly used in 
transformerless dc-dc converter to obtain high step-up 
conversion ratio. Some of the techniques have been employed 
to qZSI [20-24] while maintaining the single-stage inversion. 
Fig. 1(b) shows a combination of ZSI and switched-inductor 
(SL) technique (simplified as SL-ZSIs) which has been 
presented in [20, 21], in order to break the boost limitation of 
the classic ZSI. The switched-inductor quasi-Z source 
inverter (SL-qZSI) was also proposed in [22], which has a 
continuous input current and fewer passive components as 
well as lower voltage stress on them compared to SL-ZSI. An 
improved SL-qZSI was proposed in [23] by replacing a diode 
in the switched-inductor with a bootstrap capacitor, which 
further increased the boost ability, and decreased the voltage 
stress on components as well as the current ripple in the input 
inductor. A combination of a three-winding switched-
coupled inductor and switched capacitor technique was 
employed with the qZSI in the SCL-qZSI, which was 
proposed in [24]. It obtains the higher boost ability B than 
that of the existing high voltage gain qZSI and trans-ZSI and 
suppresses the startup inrush current while retaining all of the 
advantages of classic qZSI topology. However, the high boost 
ability of the SCL-qZSI is at the cost of the large count of 
passive components and smaller operation range, where the 
shoot-through duty ratio cannot exceed 0.25.  
In this paper, a combination of coupled-inductor 
technique and qZSI, termed as CI-qZSI, is proposed. 
Compared with the classic qZSI and the SL-qZSI shown in 
Fig.1, the proposed inverter achieves a higher boost factor of 
2/(1-3D), with reduced sizes and number of passive 
components. It also has a greater current handling capability 
with a lower input current ripple and a better suppression of 
startup inrush current. Furthermore, it also achieves lower 
voltage and current stresses across components for the same 
input and output voltage. The operation principle and analysis 
of the proposed topology is presented. Afterward, the 
topology is theoretically compared with the classic qZSI and 
SL-qZSI. The possibility of combining the basic structure of 
the proposed converter with multiple coupled inductor cells 
is discussed. Finally, the feasibility of the proposed CI-qZSI 
is validated by simulations. 
 
(a) Quasi-Z source inverter (qZSI) 
 
(b) Switched-inductor quasi-Z source inverter (SL-qZSI) 
Fig. 1.  Classic Quasi-Z source inverter topologies.  
II. PROPOSED CONVERTER 
Fig. 2 shows the circuit of the proposed coupled inductor 
qZSI (CI- qZSI), which is obtained by the standard qZSI in 
combination with a coupled inductor based voltage multiplier 
cell. The proposed inverter consists of two diodes (DଵandDଶ), 
three capacitors (Cଵ , Cଶ  and Cଷ ), an input inductor L and 
coupled windings (N1 and N2). The turn ratio of windings 
N2 to N1 is n. 
A. Circuit Analysis 
The operation of the proposed topology is similar to that 
of classic qZSI, which contains a shoot-through state besides 
six traditional active states and two zero states. For the 
purpose of analysis, the operating states are simplified to two 
states: shoot-through state and nonshoot-through state. Fig. 3 
shows the equivalent circuit including the magnetizing 
inductance L୫and two small leakage inductances L୪୩ଵ  and 
L୪୩ଶ of windings N1 and N2. 
1) Shoot-Through State 
As shown in Fig. 4 (a), both switches of each phase leg 
in the inverter bridge turn on simultaneously during the 
shoot-through state. Diodes Dଵ  is off and Dଶ  is on. The 
inductor L is charged by input DC voltage source and 
capacitor	Cଶ, while the winding N1 is charged by capacitor 
Cଵthrough diode	Dଶ. The capacitor Cଷ is charged by winding 
N2 passing through diode	Dଶ. 
2) Nonshoot-Through State 
The nonshoot-through state shown in Fig. 4 (b) consists 
of traditional six states and two zero states. During this state, 
the diode Dଵ  is on and Dଶ  is off. The input inductor L1 is 
discharged to Cଵ  through Dଵ , while the capacitor Cଶ  is 
charged by winds N1, N2 and capacitor	Cଷ. In addition, the 
energy stored in the leakage inductance of N1 and N2 is 
absorbed byCଶ, therefore switch-voltage spikes are avoided. 
B. Step-up Ability of The Proposed Inverter 
The boost factor B of the proposed inverter is the voltage 
gain between the DC-link voltage of the inverter V୔୒  and 
input dc voltage	V୧୬. Similar to the derivation of the boost 
factor for SCL-qZSI [24] and trans-ZSIs [7], the small 
leakage inductance is ignored to derive its boost factor. The 
simplified circuits of the proposed topology during the two 
states are shown in Fig. 4 (a) and (b), respectively. 
During the shoot-through state, the following equations 
can be derived by applying Kirchhoff's Voltage Law: 
ቐ
V୐ = V୧୬ + Vେଶ																																																																								(1)	
V୒ଵ = Vେଵ																																																																																(2)
V୒ଶ = Vେଷ																																																																																	(3)	
 
The voltage of secondary coupled winding N2 is directly 
proportional to that of primary winding N1 all the time: 
V୒ଶ = nV୒ଵ																																																																																		(4)  
where n is the turn ratio of windings N2 to N1. Therefore, the 
capacitor voltage Vେଷ is equal to n times Vେଵ.            
Similarly, the equations in the nonshoot-through state 
are derived as: 
ቐ
V୐ = V୔୒ − V୧୬ − Vେଶ																																																												(5)	
V୒ଵ + V୒ଶ = V୔୒ − Vେଵ − Vେଷ																																												(6)
V୒ଵ + V୒ଶ = Vେଶ −	Vେଷ																																																								(7)	
	
The shoot-through duty cycle is D and DT is the shoot-
through time interval, then (1 − D)T is the nonshoot-through 
time interval. Applying the voltage-second balance equation 
on input inductor L, the following equation can be derived 
according to (1) and (5): 
V୔୒ =
1
1 − D (V୧୬ + Vେଶ)																																																										(8) 
Similarly, applying the voltage-second balance condition on 
winding N1, equation (9) can be derived from (2), (4) and (7): 
Vେଵ = ଵିୈ୬ାଵ V୔୒																																																																													(9)  
 
Fig. 2.  Proposed qZSI with Coupled Inductor (CI) cell 
 
Fig. 3.  Equivalent circuit of the proposed inverter. 
 
(a) Shoot-through state 
 
(b) Nonshoot-through state 
Fig. 4.  Equivalent circuit of the proposed topology. 
From (6) and (7), the relation between DC-link voltage 
and capacitor voltage Vେଵ and Vେଶ can be acquired: 
V୔୒ − Vେଵ = Vେଶ																																																																						(10) 
Substituting (9) into (10), the capacitor voltage Vେଶ can 
be expressed as: 
Vେଶ = ୬ାୈ୬ାଵ V୔୒																																																																											(11)																																				
From (8) and (11), the DC-link voltage V୔୒ across the 
inverter bridge is: 
V୔୒ = ୬ାଵଵି(୬ାଶ)ୈ V୧୬																																																																			(12)																								
Thus, the boost factor B of the proposed inverter can be 
expressed as: 
B = ୬ାଵଵି(୬ାଶ)ୈ	 , D <
ଵ
୬ାଶ																																																										(13)		
C. Generalization of the Basic Proposed Structure 
To further increase the boost ability of the proposed 
structure, multiple secondary windings coupled-inductor 
cells are added to the classic qZSI as shown in Fig. 5. The 
relation between DC-link voltage V୔୒ and input DC source 
voltage V୧୬ can be derived as: 
V୔୒ = ୬∗୒ి౅ାଵଵି(୬ା୒ి౅ାଶ)ୈ V୧୬																																																												(14)	
Where n is the turn ratio and Nେ୍  is the number of 
coupled inductor cells. Therefore, the boost factor B is: 
B = ୬∗୒ి౅ାଵଵି(୬ା୒ి౅ାଶ)ୈ	 , D <
ଵ
୬ା୒ి౅ାଶ																																											(15)	
It can be seen that the range of shoot-through duty ratio 
D is further decreased with the increasing number of coupled-
inductor cells Nେ୍  and turns ratio n. To sum up, the 
generalized structure of the proposed structure can achieve a 
higher boost ability at the cost of limited operation range and 
a large number of passive components. 
III. COMPARISON WITH PREVIOUS TOPOLOGIES 
In this section, qZSI [6] and SL-qZSI [22] are selected to 
compare with the proposed inverter from several aspects, such 
as voltage gain, voltage stress and current stress on active 
switches and passive components and input current ripple. 
A. Voltage Gain 
When the turns ratio n is equal to 1, the boost factor is 
2/(1-3D) and the range of duty ratio cannot exceed 1/3 in 
order to yield high boost ability. Fig. 6 indicates the boost 
factor versus the duty ratio for three qZSI-based topologies in 
simple boost control method. The proposed inverter has a 
higher step-up ability than that of classic qZSI [6] and SL-
qZSI [22].  
According to simple boost control in [1], the relation between 
shoot-through duty ratio D and modulation index M is: 
D = ୘బ୘ = 1 − M		                                                              (15) 
The boost factor B can be expressed by modulation 
index M as: 
B = ଶଷ୑ିଶ	                                                                           (16) 
The peak phase-to-phase voltage V୮୦෢  of the inverter is: 
V୮୦෢ = ୑୚ౌొଶ =
୑୆୚౟౤
ଶ 																																																																(17)	
Substituting (16) into (17), the voltage gain G (MB) can 
be derived as: 
G = ୚౦౞෣
ቀ౒౟౤మ ቁ
= ଶ୑ଷ୑ିଶ	                                                              (18) 
The voltage gain G versus the modulation index M for 
qZSI-based topologies is shown in Fig. 7. It can be seen that 
the higher modulation index M is required by the proposed 
topology for the same voltage gain G due to its high step-up 
ability. Therefore, compared to the other topologies, the 
proposed inverter can achieve better output performance by 
applying a high modulation index when it requires the same 
voltage conversion ratio.  
B. Voltage Stress On Switches 
The voltage stress across the switches of inverter bridges 
Vୗ୛ is equal to the DC-link voltage	V୔୒, which is in relation 
with boost factor B, accordingly with modulation index M 
and voltage gain G. Based on the derivation above, the 
voltage stress on switches can be expressed as: 
Vୗ୛ = BV୧୬ = ቀଷୋିଶଶ ቁ V୧୬				                                              (19) 
Fig. 8 shows the Normalized voltage stress/ Input 
voltage versus the voltage gain G for three qZSI-based 
topologies. It can be observed that the proposed topology 
requires the lowest voltage stress on switches for the same 
voltage gain G due to its highest step-up ratio. 
 
 
Fig. 5. Proposed inverter with multiple secondary windings coupled-
inductor cells.   
C. Voltage Current Stresses On Passive Components 
If the duty ratio D and the input voltage V୧୬ are fixed, 
the summary of stresses on components of three different 
topologies are presented in Table I. In this case, it can be 
observed that the passive components in the proposed 
inverter suffer higher voltage current stress than those of the 
other topologies. It is because of the higher boost ability of 
the proposed inverter. Specifically, Sୢ represents the shoot-
through state with the value of 1, whereas Sୢ	തതതത is equal to 1 
during the nonshoot-through state. 
At the same input voltage V୧୬ and the same output phase 
voltage V୮୦ with fixed voltage gain G, the voltage and current 
stresses comparison of three topologies are shown in Table 
II. In this case, lower voltage and current stress on 
components are achieved by the proposed inverter due to its 
strong boost ability. 
 
 
Fig. 6.  The boost factor (B) versus the duty ratio (D). 
 
Fig. 7. Voltage gain G versus modulation index M. 
 
Fig. 8. Normalized voltage stress/ Input voltage versus the voltage gain G. 
D. Input Current Ripple 
Due to the common ground designs of three qZSI-based 
topologies, all of them have continuous input current. In order 
to compare the input current ripple in those topologies, the 
following equations are derived by [24]: 
Δi୐ଵ = ୚ైభ୐ DT	                                                                  (20) 
Where L is the value of inductance, T is the shoot-
through period, Δi୐ଵ  is the input current ripple, V୐  is the 
voltage on the input inductor L during the shoot-through 
state. For the same input voltage Vin and fixed voltage gain 
G, the relation between the value of inductance Lଵ and input 
current ripple Δi୐ଵ can be derived by replacing duty ratio D 
with voltage gain G in Table II: 
Δi୐ଵ = ୚ైభ୘(ୋିଶ)୐భ(ଷୋିଶ) 																																																																					(21)	
Fig. 9 shows the normalized input current ripples versus 
inductance in the same input voltage V୧୬ and voltage gain G. 
It is obvious that the lower input current ripple across the 
input inductor by the same inductance in the proposed 
inverter. Alternatively, for the same current ripple, the prosed 
topology requires the lower value and smaller size of the 
input inductor. 
 
Fig. 9. Normalized input current ripples versus inductance in the same 
input voltage	V୧୬ and voltage gain G. 
Table I. Summary of stresses with the same input voltage	and duty ratio. 
 qZSI [6] SL- qZSI [22] CI- qZSI (n=1) 
V୔୒ 1
1 − 2DV୧୬ 
1 + D
1 − 2D − Dଶ V୧୬ 
2
1 − 3DV୧୬ 
Vେ Vେଵ =
1 − D
1 − 2DV୧୬ 
Vେଶ =
D
1 − 2DV୧୬ 
Vେଵ =
1 − D
1 − 2D − Dଶ V୧୬ 
Vେଶ =
2D
1 − 2D − Dଶ V୧୬ 
Vେଵ =
1 − D
1 − 3DV୧୬ 
Vେଶ = ଵାୈଵିଷୈV୧୬ Vେଷ = Vେଵ 
Vୈ Vୈ = V୔୒ Vୈଵ = V୔୒, Vୈଶ = Vେଵ, 
Vୈଷ,ସ = ୈଵିୈVେଵ 
Vୈଵ = V୔୒ 
Vୈଶ =
V୔୒
2  
V୮୦෢ (1 − D)V୔୒2  (1 − D)
V୔୒
2  (1 − D)
V୔୒
2  
Iୈଵ I୧୬
1 − D 
I୧୬
1 − D 
I୧୬
1 − D 
Iୱ୦ 2I୧୬ 3 + D
1 + D I୧୬ 
1 + 3D
2D I୧୬ 
I୐ I୐ଵ,ଶ = I୧୬ I୐ଵ = I୧୬ 
I୐ଶ =
I୧୬
1 + D 
I୐ଵ = I୧୬, I୫ = I୧୬ 
I୒ଵ = Sୢ. (
1 + D
2D )I୧୬ 
I୒ଶ=Sୢ. (I୒ଵ − I୧୬) 
I୒ଵ,ଶ = Sୢതതതത.( I୫/2) 
Table II Summary of stresses with the same input voltage V௜௡ and output phase voltage	V௣௛. 
 qZSI [6] SL- qZSI [22] CI- qZSI (n=1) 
D G − 1
2G − 1 
G − √2Gଶ − 2G + 1
1 − G  
G − 2
3G − 2 
V୔୒ (2G − 1)V୧୬ (1 − G)(1 − √2Gଶ − 2G + 1)
−2G + 2√2Gଶ − 2G + 1 V୧୬ 
3G − 2
2 V୧୬ 
Vେ Vେଵ = GV୧୬, Vେଶ = (G − 1)V୧୬ Vେଵ =
(1 − G)(1 − 2G + √2Gଶ − 2G + 1)
−2G + 2√2Gଶ − 2G + 1 V୧୬, Vେଶ = (G − 1)V୧୬ 
Vେଵ = ୋଶ V୧୬, Vେଶ = (G − 1)V୧୬, Vେଷ = Vେଵ 
V୮୦෢  GV୧୬/2 GV୧୬/2 GV୧୬/2 
Iୈଵ (2G − 1)
G I୧୬ 
1 − G
1 − G + √2Gଶ − 2G + 1 I୧୬ 
3G − 2
2G I୧୬ 
Iୱ୦ 2I୧୬ 3 − 2G − √2Gଶ − 2G + 1
1 − √2Gଶ − 2G + 1 I୧୬ 
3G − 4
G − 1 I୧୬ 
I୐ I୐ଵ,ଶ = I୧୬ I୐ଵ = I୧୬ 
I୐ଶ =
(1 − G)I୧୬
1 − √2Gଶ − 2G + 1 
I୐ଵ = I୧୬, I୫ = I୧୬ 
I୒ଵ = Sୢ. (
2G − 2
G − 2 )I୧୬ 
I୒ଶ=Sୢ. (I୒ଵ − I୧୬),  I୒ଵ,ଶ = Sୢ	തതതത.( I୫/2) 
IV. SIMULATION RESULTS 
To verify the theoretical analysis, the simulation of the 
proposed inverter is employed in Simulink/ Matlab. Table III 
presents the specifications of the proposed topology. The 
input dc voltage is selected as 150V and the output phase-to-
phase voltage is 240Vୖ୑ୗ to meet the grid-tied requirement. 
The values of passive components are selected as L=700µH, 
Cଵ=Cଶ=Cଷ=200µF, and the magnetizing inductance is 100µH 
and leakage inductance is 0.2µH. The output filter inductors 
and capacitors are 1mH and 20µF and a three-phase resistive 
load of 30 Ω/phase is selected. Specifically, the simple boost 
control method is employed in all of the qZSI-based 
topologies. Voltage gain G of 4.52 is needed in simple boost 
control, therefore the values of parameters are theoretically 
calculated from Table III, D=0.22, B=5.78, V୔୒ =867V, 
Vେଵ=339V, Vେଶ=528V, and Vେଷ=339V. 
Table III Specifications of the proposed inverter. 
Input voltage 150 Vdc 
Output phase voltage 240	Vୖ ୑ୗ 
Z-source capacitor (Cଵ, Cଶ, Cଷ) 200 µF 
Z-source inductor (L) 700 µH 
Coupled inductor (L୒ଵ, L୒ଶ, n=1) L୫ = 100 µH, L୪୩ = 0.2 µH
Output filter inductor (L୤) 1 mH 
Output filter capacitor (C୤) 20 µF 
Switching frequency (f) 10 kHz 
Three-phase resistive load (R୪) 30 Ω/phase 
 
 
(a) 
 
(b) 
Fig. 10. Simulation results of the proposed inverter. (a) Three-phase output 
phase-to-phase voltage and current. (b) Capacitor voltage and dc-link 
voltage. 
 
(a) 
 
(b) 
Fig. 11. Current stress across components in the proposed inverter. (a) Input 
inductor current, magnetizing current, and shoot-through current. (b) 
Winding currents and diode currents. 
Fig. 10 present the simulation results of the proposed 
inverter. It can be seen that capacitor voltage	Cଵ,	Cଶ,	Cଷ	are 
338V, 520V, 332V and DC-link voltage V୔୒ is 860V, which 
match the theoretical results. The current across components 
is shown in Fig. 11. 
When the simple boost control is applied to produce the 
same input (200V) and output voltage (240 Vୖ୑ୗ ), the 
comparison of voltage stress on inverter switches in three 
qZSI-based inverters is shown in Fig. 12. In this case, the 
modulation index M of the classic qZSI, SL-qZSI, and the 
proposed CI-qZSI are 0.6, 0.69 and 0.83 respectively. It can 
be observed that lower voltage stress across switches in the 
proposed inverter (796V) compared to those in the qZSI 
(1062V) and the SL-qZSI (889V). Furthermore, the spike 
voltage in the proposed inverter (1192V) is also much lower 
than those in the other qZSI-based topologies (qZSI with 
2027V and SL-qZSI with 1613V).  
Fig. 13 indicates the input current across the input 
inductor. The proposed inverter obtains the lowest input 
inrush current of 231A and the smallest input current ripple 
of 8.3A, while the input inrush current of 542A and input 
current ripple of 18.5A in the qZSI and the input inrush 
current of 418A and input current ripple of 13.0A in the SL-
qZSI. In conclusion, the proposed inverter has better current 
handling capability and lower voltage stress on switches due 
to its higher boost ability. 
 
Fig. 12 Simulation results of DC-link voltage in (a) CI-qZSI. (b) SL-qZSI 
and (c) qZSI. 
 
Fig. 13 Simulation results of input current in (a) CI-qZSI. (b) SL-qZSI 
and (c) qZSI. 
V. CONCLUSIONS 
This paper proposed a CI-qZSI with the following 
characteristics: high boost voltage ability, common ground 
between DC source and inverter and continuous input 
current. For the same input and output voltage, the proposed 
CI-qZSI provides the lower voltage stress on capacitors and 
active switches, reduced current stress on the inductor. 
Furthermore, it offers better current handle capability, such 
as suppression of inrush input current and reduced current 
ripple. 
The simulation results have been verified the proposed 
inverter has higher boost inversion ability and reduced 
voltage stress across switches compared to the classic qZSI 
[6] and SL-qZSI [22] for dc 200V and ac 240V୰୫ୱ phase-to-
phase output.  
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